



# **Tribology and Moore's law, how friction and wear challenge Next generation of chip manufacturing**

## **ASML tribology competence**

Satish Achanta, Loredana Deladi, Marco Koevoets, Bart Stel, Adeel Yaqoob, **Medard KOSHIGAN**

Tribology Specialist

2020-12-15

# Table of content

1. Introduction
2. Tribology across scales at ASML
3. Wafer table related overlay challenges
4. Micro/nanoscale friction: Real contact area and effective shear strength
5. Summary of tribology related main challenges at ASML

# Introduction to ASML lithography machines

**ASML**

Slide 3


<Date>

DUV

EUV


$$CD = k_1 \cdot \frac{\lambda}{NA}$$

# Moore law...



First IC invented by Robert Noyce

1940s  
mm range transistor



ENIAC programmers

1980s  
μm range transistor



IBM 3380 first 1GB storage unit

2010  
Tens of nm transistor




Western Digital WD20EADS

2020  
5 to 7 nm transistors




6.9 billion transistors (7nm EUV) for both A12 (iphone) and Kiring 980 (Huawei)

11.8 billion transistors, A14 Iphone (5 nm EUV)



"Cramming more components onto integrated circuits", April 1965 Elect Electronic Magazine



"Smaller, faster and cheaper"

Not without challenges

# Tribology across scales at ASML


ASML

NXE 3300 TMSU\*

NXE Reticle long stroke

Wafer handler

Wafer table



> 1 m

$10^{-6}$  m

Tribology competence

Maintain Tribology  
roadmap +  
Research

Identify knowledge  
gaps, new ideas,  
Feasibility

Collaborate  
with Research  
institutes


Formulate  
design rules

Support  
D&E


\* TMSU: Top Module Service Unit

# Few examples of ASML wafer table micro/nanoscale challenges

## Wafer table flatness



## Wafer stage accelerations




0 to 100km/h  $\rightarrow$  0.3 s




0 to 100 km/h  $\rightarrow$  2.4 s

## Particle contamination



### Overlay induced by bending



Contamination on wafer backside will induce overlay penalty of  $0.5 \cdot \alpha \cdot t$ .

$\alpha$ : local angle

$t$ : thickness of wafer



## Experiments




Various experimental setup operating in various load range and environmental conditions


## Modeling

Slide 7

### ❑ Mechanical: Stress concentration on coated wafers




### ❑ Quantum chemistry + Molecular dynamics




Simulation of contact between material A and B in vacuum and in presence of various chemical elements to understand fundamentals

# Tribology and contact mechanics in water tables




Wafer clamping onto wafer table DUV



Wafer landing model DUV



Wafer unloading model EUV










# Wafer Load Grid (WLG), friction, interfacial shear strength **ASML**


## WLG

Stress in wafer induces combined with friction and wafer table interface induce grid deformation



Initial grid

Distorted grid




$$WLG \propto L * C * Ff$$


Loading parameters

- Wafer clamping force, rate etc...

Correction factors



Real contact area



Existing BEM based tool to simulate real contact area

Shear strength

Assessing effective shear strengths (at time zero but also throughout lifetime of wafer tables) is a bit more in its early developments


# Multiscale approach to assess shear strength

## LFM


NX-Hivac AFM



Side-view into the vacuum chamber of the AFM.



## Non reciprocal lens on flat



## Universal signature of thin films


$$1) \zeta = \zeta_0 + \alpha P$$

Friction force

$$2) F_f = A * \zeta_0 + \alpha F_N$$

Coefficient of friction




$$3) \mu = \frac{1}{P} * \zeta_0 + \alpha$$



# Multiscale approach to assess shear strength

## LFM


$$F_f = \tau \times A_{real}$$



Nanoscale shear strength evaluation of wafer material  
Vs wafer table material

## Non reciprocal lens on flat

Slide 11  
<Date>



Strong influence of roughness and contact “quality” in  
evaluation shear strength for wafer backside Vs wafer  
table materials

# Summary of our main challenges

## 1. Nanowear and materials

Real challenge: 5 nm, 10 nm of wear over 1 million wafer passes is already huge !  
Any ideal material for low friction (at nm sliding range) and low wear (millions of wafer passes)?

## 2. Correlation between friction and overlay

Is the shear strength approach quantitatively realistic to capture fundamentals ?

## 3. Modeling

What is the influence of adhesion, capillary forces, tribocharging at wafer Vs wafer table interface ?

## 4. Accelerated Lifetime testing (ALT)

How to perform offline ALT testing to predict accurately enough, lifetime of new design choices we made

The image features the ASML logo in a bold, dark blue, sans-serif font. The logo is positioned on the left side of the frame. The background is a light blue gradient with abstract, flowing white lines that create a sense of movement and depth. The lines originate from the bottom left and curve upwards and to the right, creating a dynamic, wave-like pattern.

**ASML**

# Disclaimer

- This publication is subject to change without notice and contains confidential and proprietary information of ASML Holding N.V. or its affiliates (“ASML”).
- This documentation is for the intended purpose only and for the use the intended recipient only. Please retain control of this documentation. It is not to be forwarded or distributed. Any unauthorized review, copying, use, disclosure or distribution is strictly prohibited.
- The material herein is provided “AS-IS. and ASML makes no warranty of any kind with regard to this material. ASML shall not be liable for errors and omissions contained herein.
- If this document is in a language other than English, please read the following text carefully.
- While we strive to ensure that the information is translated correctly, no warranty or guarantee, express or implied, is given as to its accuracy or that it is as current as the English version. We accept no liability for any errors or omissions. If there is any conflict or difference between the translated version of this document and its English version, the English version is leading. If any part of the translated version is unclear, reference should be made to the English version.
- We shall not be liable for any damages (including, without limitation, damages for loss of business or loss of profits) arising in contract, tort or otherwise from the use of or inability to use this document, or any material contained in it, or from any action or decision taken as a result of using such material.

Copyright © 2018

ASML HOLDING N.V. (INCLUDING AFFILIATES). ALL RIGHTS RESERVED.